Introduction to Solpixel sensor

27 Jan. 2006
T. Tsuboyama (KEK)
for
KEK Petector R&P group
Pixel Subgroup

Collaboration

- *KEK Y. Unno, S. Terada, Y. Ikegami, T. Tsuboyama, M. Hazumi, O. Tajima, Y. Ushiroda, Y. Arai(*Contact person)
- *Niigata Univ. : T. Kawasaki
- *Tsukuba Univ. : K. Hara
- *Tokyo Institute of Technology: H. Ishino
- *Hiroshima Univ. : T. Ohsugi
- *JAXA: H. Ikeda
- *Univ. of Hawaii: Gary Varner, Marlon Barbero, James Kennedy, Larry Ruckman, Kirika Uchida, Catherine Yang, Elena Martin
- *Stanford Linear Accelerator Center: Hiro Tajima
- *Reviwer: Y. Sugimoto (KEK) and K. Hirose(JAXA)

Pixel sensors

- * Hybrid Pixel Sensors
 - * Sensor part --> High resistivity silicon, signal is generated in depleted region.
 - * Amplifier part --> Standard CMOS circuits, requires low resistivity silicon wafers.
 - * Bump bonding techniques
 - * Low production yield
 - * Large material thickness.
- * Monolithic pixels are preferable.
 - * Higher production yield
 - * Lower material thickness after thinning

Predecessor (1)

* MAPS sensors (Europe, Hawaii)


Test beam result


* Based on standard CMOS technology

* Technology for the CMOS camera

* Thin (<5um) epitaxial layer below the silicon surface is used as the sensor.

* N-well is used for electrode and PMOS transistors can not be used.






http://www.phys.hawaii.edu/~idlab/

Sol CIVIOS technology


- * Normal (bulk) CMOS IC
 - * Components are made inside silicon wafer at 1-2 um from the surface.
- * Sol (silicon on insulator) CMOS
 - * Active parts are made top of thin Si02 layer.
 - * Transistors are isolated from each other and from the bulk silicon.
 - * Smaller stray capacitance.



Buried oxide (BOX)


Sol pixel sensors


- * Monolithic Pixel sensor can be designed using Sol technology
 - * High resistivity support silicon can be used.
 - * Signal is lead to the circuit through "via's in the BOX.



Predecessors II


- * Sol Pixel in Europe (Sucima)
 - * Have succeeded to produce a prototype and observe signal from source particle.
 - * Up to 2004, non-standard, 3-um technology is used.





SOIウエハーの作り方: Smart Cut (UNIBOND) by SOITEC

- Initial silicon wafers A & B
- Oxidation of wafer A to create insulating layer
- Smart Cut ion implantation induces formation of an in-depth weakened layer
- 4 Cleaning & bonding wafer A to the handle substrate, wafer B
- Smart Cut cleavage at the mean ion penetration depth splits off wafer A
- Wafer B undergoes annealing, CMP and touch polish => SOI wafer complete
- Split-off wafer A is recycled, becoming the new wafer A or B



2005.10.4 新井康夫 測定器開発中間報告会@KEK

Purpose of R&P in KEK


- * To establish a monolithic pixel sensor in 2-3 years.
- * Accumulate technologies applicable to Linear collider, Belle upgrade, LHC upgrade...
- * Investigate applications outside particle physics experiment (in future)

Key issues

- * Adopt standard Sol-CMOS technology
 - * State-of-art semiconductor technology is necessary.
 - * OKI Semiconductor accepted our R&D
- * Build up our knowledge and skills.


R&P 2005


- * June: Discussion with Oki started
- * October: 9 designs (2.5mmx2.5mm) are submitted
 - * Pixel sensor/circuit prototypes
 - * Analog circuit prototypes: Preamp, Time-over-threshold, Comparator, Active Feedback etc. (VDEC)
 - * 0.15um process: Vd=1.0V. Tight dynamic range for analog amp.
 - * Prototype silicon sensor for a hard Xray Compton polarimeter.
 - * Small strip sensor prototype p-type/n-type substrate which could be used for evaluation of TCAD outputs
- * Pecember 2005
 - * The first test sample showed resistance between sensor-amplifier is small enough



Chip design

* 5 mm x 5 mm area is divided into four.






TCAP

- * A generic name for
 - * Process simulation + Semiconductor Simulation
- * Produce a semiconductor virtually and estimate how it works.
 - * Feed back to the design before the real silicon process.
 - * After a design is submitted, real silicon process takes 4 moths.
 - * Even a simple failure could ruin all the chip.

Example of device simulation


Simulation 1: Basic structure


- "SOLVE" voltages, current etc. bias setting proper bias voltages
 - AC voltages possible
 - transient simulation also possible
 - sometimes time-consuming (another ~30min.)
 - sometimes fail to converge



Study items in 2005


- * Back-bias voltage problem
 - * Potential in the sensor (back) part affects CMOS transistor above the BOX.
 - * The thickness of BOX=200nm.
 - * Potential should not exceed +-8V.
 - * P-stop is floating and tends to be in high voltage.
- * Break down voltage in silicon
 - * Electric field <3x10^5V to avoid micro discharge in sensor part





P-stop optimization

(1 small pixel in 1 cell)



Next steps

- * What we did not try in 2005
 - * Poping in the back surface.
 - * (n-type) Higher resistivity wafer in the sensor part
 - * Resistivity control in the sensor part
 - * Even type flip is expected due to "Thermal Ponar generation" in the high temperature silicon processes.
 - * Thinning down to < 100 um
 - * Large area sensor, for example 5mmx5mm

* TCAP study

- * Simulate pixel sensor in 3-D and compare characteristics with the 2005 pixel prototype.
- * Simulate sensor part and CMOS transistor at once.

Summary

- * We started up Sol pixel R&D project in 2005.
 - * Intense evaluation will start in Spring.
- * If successful, design with less restrictions would be tried.
 - * Example: n-type higher resistivity wafer
- * We welcome young people.
- * Y. Arai will give a talk at JPS Matsuyama meeting.