

# SOI Pixel Developments in a 0.15 $\mu\text{m}$ Technology

*IEEE NSS, Oct. 31, 2007, N20-2  
Yasuo Arai (KEK)*

KEK Detector Technology Project : [SOIPIX Group, <http://rd.kek.jp/project/soi/>]

Y. Arai, Y. Ikegami, Y. Unno, T. Tsuboyama, S. Terada, M. Hazumi, T. Kohriki, H. Ikeda<sup>A</sup>,  
K. Hara<sup>B</sup>, H. Ishino<sup>C</sup>, H. Miyake<sup>B</sup>, K. Hanagaki<sup>D</sup>,  
G. Varner<sup>E</sup>, E. Martin<sup>E</sup>, H. Tajima<sup>F</sup>,  
Y. Hayashi<sup>G</sup>, M. Ohno<sup>G</sup>, K. Fukuda<sup>G</sup>, H. Komatsubara<sup>G</sup>, J. Ida<sup>G</sup>  
KEK, JAXA<sup>A</sup>, U. Tsukuba<sup>B</sup>, TIT<sup>C</sup>, Osaka Univ.<sup>D</sup>, U. Hawaii<sup>E</sup>, SLAC<sup>F</sup>,  
OKI Elec. Ind. Co.<sup>G</sup>,



## OUTLINE

- Introduction
- Features of SOI Pixel Detector
- SOI Pixel MPW run
- Test Results
- Summary

N20-3 : TCAD Simulation for SOI Pixel Detector

N20-5 : A SOI Implementation of a 5th generation CAP

N44-6 : TID for 0.15um FD-SOI CMOS Tr

# Introduction : KEK SOIPIX R&D History

'05. 7: Start Collaboration with OKI Elec. Co. Ltd. for SOI Pixel detector R&D .

'05.10: **FY05 TEG submission** in OKI MPW (Multi Project Wafer) run with  $0.15\mu m$  technology.

'06. 3: Fabrication was finished.

**FY05 TEG chips are successfully tested.  
Response to Light and  $\beta$ -ray is confirmed.**

-----

'06.12: **First MPW run hosted by KEK** with 17 designs which includes submissions from US lab/univ.

'07. 4 : Fabrication was finished.


-----

'08.1: **Second KEK MPW run is scheduled.**




# Features of SOI Monolithic Pixel detector

- Bonded Wafer (**High Resistive** Substrate + **Low Resistive** Top Si).
- Standard CMOS Electronics (**NMOS, PMOS, MIM Cap etc.** ).
- Monolithic Detector, No Bump Bonds (**Lower cost, Thin Device**).
- High density (**Smaller Pixel Size** is possible).
- Small capacitance of the sense node ( **$\sim 10\text{fF}$ , High gain  $V=Q/C$** )
- Industrial standard technology (**Cost benefit** and **Scalability**)
- No Latch Up
- Low Power
- ...




# 0.15 $\mu\text{m}$ SOI Pixel Process

Process	0.15 $\mu\text{m}$ Fully-Depleted SOI CMOS process, 1 Poly, 5 Metal layers (OKI Electric Industry Co. Ltd.).
SOI wafer	Wafer Diameter: 150 mm $\phi$ , Top Si : Cz, $\sim 18 \Omega\text{-cm}$ , p-type, $\sim 40 \text{ nm}$ thick Buried Oxide: 200 nm thick Handle wafer: Cz, $700 \Omega\text{-cm}$ (n-type), 650 $\mu\text{m}$ thick (SOITEC)
Backside	Thinned to 350 $\mu\text{m}$ , and plated with Al (200 nm).




(This figure is not to scale)

# SOI Pixel Process Flow




# Metal contact & p+ implant





# Back Gate Effect

Substrate Voltage act as Back Gate, and change transistor threshold.



Threshold Variation






# p+ Guard for I/O Buffer

It is hard to re-design I/O buffers, so we just surround the buffer with p+ ring.

p+ ring





# FY06 KEK MPW Run

*17 designs were submitted on  
Dec. 5, 2006*


*2.4 x 2.4 mm<sup>2</sup> --- 10 chips  
5.0 x 5.0 mm<sup>2</sup> --- 6 chips  
10.2 x 10.2 mm<sup>2</sup> --- 1 chip*

N20-4 ←-----

N44-6 ←-----

<i>Top Cell Name</i>	<i>Chip size</i>	<i>Affiliation</i>
<i>VARPIXEL</i>	<i>2.4 mm</i>	<i>Osaka Univ.</i>
<i>TOPPIXN</i>	<i>2.4 mm</i>	<i>KEK</i>
<i>OKI0612</i>	<i>2.4 mm</i>	<i>Tokyo Univ.</i>
<i>Achip</i>	<i>2.4 mm</i>	<i>LBL</i>
<i>OKI_TOP</i>	<i>2.4 mm</i>	<i>FNAL(BNL)</i>
<i>ATEG</i>	<i>2.4 mm</i>	<i>JAXA/ISAS</i>
<i>BTEG</i>	<i>2.4 mm</i>	<i>JAXA/ISAS</i>
<i>CTEG</i>	<i>2.4 mm</i>	<i>JAXA/ISAS</i>
<i>isas_set0612</i>	<i>2.4 mm</i>	<i>JAXA/ISAS</i>
<i>RADFET1</i>	<i>2.4 mm</i>	<i>KEK</i>
<i>HawaiiNSUBSTRATE</i>	<i>5.0 mm</i>	<i>U. of Hawaii</i>
<i>detectorPOLY</i>	<i>5.0 mm</i>	<i>KEK</i>
<i>TOP_PIXELSTRIP</i>	<i>5.0 mm</i>	<i>KEK</i>
<i>TOP_8PREAMP</i>	<i>5.0 mm</i>	<i>KEK</i>
<i>TOPTG2</i>	<i>5.0 mm</i>	<i>KEK</i>
<i>TOPINTPIX</i>	<i>5.0 mm</i>	<i>KEK</i>
<i>TOPCOUNT</i>	<i>10.2 mm</i>	<i>KEK</i>

# KEK SOI MPW run Wafer



20.8 mm

20.8 mm

# KEK : I-V characteristic of the detector

2.5 x 2.5 mm<sup>2</sup> chip

FY05

↓ Round the corner of bias ring.



FY06(Std.)

↓ p+/n+ implant with higher E (~x4.7 deep).


FY06(HE)

become better, and reached to ~130V.

Micro Discharges are observed with infrared camera





$I = 40 \mu A, T = 1 \text{ min}$




Corner of the bias ring

## KEK : Integration Type Pixel (INTPIX)

- 20  $\mu\text{m}$  x 20  $\mu\text{m}$  pixel  
(Standard APS type pixel)
- 128 x 128 pixels
- 5x 5  $\text{mm}^2$  chip



# INTPIX : Laser Image



Plastic Mask for PCB  
is in front of the pixel.  
Red Laser Illumination  
 $\lambda=670 \text{ nm}$ ,  $\phi\sim 3\text{mm}$

## FY07 Submission Plan

- Next submission is scheduled on Jan 5th 2008.
- Due to OKI process movement, we will use 0.2  $\mu\text{m}$  process at the next run.

	0.15 $\mu\text{m}$	0.2 $\mu\text{m}$
Wafer Diameter	6 inches	8 inches
Core (I/O) Voltage	1.0V (1.8V)	1.8V (1.8/3.3V)
Gate Length	0.14 $\mu\text{m}$	0.2 $\mu\text{m}$
Gate Oxide Thickness	2.5/5 nm	4.5/7 nm
BOX Thickness	200 nm	200 nm
$I_{\text{off}}$	<100 pA/ $\mu\text{m}$	<0.1 pA/ $\mu\text{m}$



## Summary



- SOI pixel device has many interesting features to use in HEP and Space applications.
- We successfully confirmed the basic operations of SOI pixel detector with OKI 0.15  $\mu\text{m}$  FD-SOI technology.
- We hosted the SOI pixel MPW run last year, and submitted 17 designs including US and Japan Univ./Labs.
- We are planning the next MPW run in Jan. 2008 with 0.2  $\mu\text{m}$  technology
- We are opening this unique process to everyone who interested in the SOI pixel.