







Title	ASIC_ADC1
Size	A3
Document Number	<Doc>






Title		
ASIC_ADC16		
Size	Document Number	Rev
A3	<Doc>	<Rev>



LVDS

















ASIC_ADC_P[15:0] — ADC_N[15:0]


ADC_IN_P[15:0] — ADC_IN_N[15:0]

ADC1_VCOM — ADC1_VCOM

Title	
ASIC_AMP1	
Size	A3
Document Number	<Doc>
Date:	Wednesday, May 26, 2010
Sheet	6
Rev	<Rev>









Title ASIC_DAC		
Size A3	Document Number <Doc>	Rev <Rev>
Date: Wednesday, May 26, 2010	Sheet 9	of 28


For Low Voltage

TABは放熱板です
必ず複数ビアで内層GNDへ落としてください。








Title		GbE-ConfRomJtag		
Size		Document Number		
A3		<Doc>		Rev <Re>
Date:	Wednesday, May 26, 2010	Sheet	11	of 28





Title	GbE Fpga1		
Size A3	Document Number <Doc>		Rev <Rev>
Date:	Wednesday, May 26, 2010	Sheet	12 of 28




Title	GbE-Fpga2		
Size A3	Document Number <Doc>		Rev <Re>
Date:	Wednesday, May 26, 2010	Sheet	13 of 28















Title	
GbE EthernetPhy	
Size	Document Number
A3	<Doc>
Date:	Wednesday, May 26, 2010
Sheet	16
of	28
Rev	<Rev>




Title	NIM_IO
Size	A3
Document Number	<Doc>





TABは放熱板です
必ず複数ビアで内層GNDへ落としてください。



5


4

3

2

1

GBE-PHY1



GbE-Phy


GBE-FPGA1

USR_CLK2

GBE-FPGA2

GbE-fpga2

GBE-FPGA3



GbE-fpga3

GBE-FPGA4







GbE-fpga4


GBE-CONFROM1




GbE-ConfRom

Title		SiTCP
Size		Document Number
A3	<Doc>	Rev <Rev>
Date: Wednesday, May 26, 2010	Sheet 20	of 28















ADC_OUT_P[15:0] ADC_OUT_P[15:0]
 LVDS LVDS
 ADC_OUT_N[15:0] ADC_OUT_N[15:0]




Title		USR_FPGA_CONFIG
Size	Document Number	Rev
A3	<Doc>	C
Date:	Wednesday, May 26, 2010	Sheet 23 of 28




Title	
USR_FPGA_CONNECT	
Size	Document Number
A3	<Doc>
Date:	Wednesday, May 26,






Title	
USR_FPGA_ETC	
Size A3	Document Number <Doc>
Date: Wednesday, May 26, 2010	Sheet 25 of 28





Title		USR_FPGA_ROM		
Size A3	Document Number <Doc>			Rev <RevC>
Date:	Wednesday, May 26, 2010	Sheet	27	of 28

表面実装LED



OPTION テストピン用
穴だけ 基板の下の方に

